This is supported on WebAssembly and target feature
simd128
only.Expand description
Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit signed integers.
Returns a new vector where each lane is all ones if the pairwise left element is less than the pairwise right element, or all zeros otherwise.